ELSEIF
Your brief EB
392 stories from 111 feeds 405 clusters Refreshed 2 minutes ago next pull 06:37

INFRA Signal 364

Alibaba's custom RISC-V chip now runs its own Qwen AI model natively

Engineers can now deploy Alibaba's Qwen AI models directly on its in-house RISC-V processor, reducing reliance on external GPUs for inference.

WHY IT MATTERS

By running its own AI model on a custom RISC-V chip, Alibaba creates a tighter hardware-software stack that can lower inference costs and reduce dependence on third-party accelerators. The chip’s open-source ISA lets Alibaba avoid licensing fees and tailor the processor to its AI workloads, while integrated acceleration engines enable native execution of large language models. This vertical integration gives Alibaba a differentiated offering in the competitive AI market, especially for edge and private inference scenarios.

Written by elseif from the cluster below · every claim links back to a source

The three things worth knowing

01

Alibaba's XuanTie C950 chip integrates matrix and vector acceleration engines to run Qwen models without GPUs.

02

The chip is based on the open-source RISC-V ISA, allowing Alibaba to skip licensing fees and customize the design.

03

Designed for a single inference thread per socket, the processor targets edge deployment and private inference rather than high-concurrency APIs.

THE CLUSTER

Same story, 1 feed.

ORDERED BY FIRST SEEN
wccftech.com via Lobsters Alibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds Open ↗