ELSEIF
Your brief EB
445 stories from 211 feeds 1251 clusters Refreshed 6 minutes ago next pull 12:08

INFRA Signal 417

China's CXMT hits 12nm-class DRAM milestone using quadruple-patterning to boost capacity

CXMT has begun mass production of its 5th-generation DRAM process, G5, which uses quadruple-patterning lithography to achieve an active-area half-pitch of 11.95nm and increase die capacity by 50% compared to previous generations.

WHY IT MATTERS

The shift to G5 enables higher wafer density and could reduce per-bit manufacturing costs, but the lack of disclosed yields and performance metrics limits immediate impact assessment. The technology's practical viability depends on overcoming challenges associated with extreme aspect ratios and process maturity.

Written by elseif from the cluster below · every claim links back to a source

The three things worth knowing

01

CXMT's G5 process uses quadruple-patterning lithography to achieve an active-area half-pitch of 11.95nm, placing it in the 12nm-class DRAM range.

02

The new process increases die capacity by 50% through denser cell design and modified capacitor structures with a 45:1 aspect ratio.

03

Mass production of 24Gb LPDDR5X chips based on G5 has begun, targeting integration into Chinese flagship smartphones.

THE READ

What the cluster adds up to.

ORIGINAL ANALYSIS

The reported 12nm-class designation is a simplification, as the actual active-area half-pitch of 11.95nm does not correspond directly to conventional node naming used by competitors like Micron or SK hynix.

While CXMT claims a 50% increase in die capacity, the absence of yield data or productivity metrics prevents assessment of real-world manufacturing gains or cost advantages.

The adoption of a 45:1 aspect ratio for storage capacitors introduces significant process complexity, potentially affecting yield, stability, and long-term reliability despite enabling higher density.

The focus on domestic DRAM advancement reflects strategic goals for semiconductor self-reliance, but technical parity with established players remains unproven without independent validation of performance and yield.

Written by elseif from the cluster below · checked for specifics the sources never contained

THE CLUSTER

Same story, 1 feed.

ORDERED BY FIRST SEEN
Tomshardware China's CXMT hits 12nm-class DRAM milestone — new 5th-gen DRAM tech uses quadruple-patterning to boost die capacity by 50% Open ↗