TECH Signal 402
Developer encounters cache coherency issue between two Cortex-A9 cores on Altera Cyclone-V SoC
↗
A developer writing bare-metal code for an Altera Cyclone-V SoC discovered a cache coherency problem between its two Arm Cortex-A9 processors.
Running code directly on multi-core ARM processors without an OS requires developers to manually manage memory and cache coherency. This write-up details the hardware setup leading to such an issue on a specific popular devkit.
Written by elseif from the cluster below · every claim links back to a sourceThe three things worth knowing
The issue occurs on a Terasic DE0-Nano-SOC board featuring an Altera Cyclone-V SoC with two Arm Cortex-A9 processors.
The developer was writing bare-metal code, bypassing the standard Linux boot process to run code directly on the hardware.
The article details the boot process and memory setup but the specific cause of the cache coherency issue is not resolved in the provided extract.
THE CLUSTER