PERFORMANCE Signal 377
AMD EPYC 9005 memory scaling tests measure performance impact of underpopulating 12 DDR5 channels
↗
Illustration only Photo by Magnus Engø on Unsplash
Phoronix evaluated AMD EPYC 9005 servers to determine the performance impact of reducing memory channel population from 24 down to 4 DDR5 RDIMMs to save on hardware costs.
High memory prices lead many organizations to consider not fully populating server memory channels to reduce upfront expenses. This testing provides data on the performance degradation when running AMD EPYC 9005 processors with fewer than the maximum 12 DDR5 RDIMMs per socket. Engineers can use this data to balance hardware budget against application performance requirements.
Written by elseif from the cluster below · every claim links back to a sourceThe three things worth knowing
Phoronix evaluated AMD EPYC 9005 memory scaling performance across configurations ranging from 4 to 24 DDR5 RDIMMs.
Modern EPYC servers support up to 12 memory channels per socket, with upcoming EPYC Venice planned for 16.
The analysis addresses the cost-saving strategy of not fully populating memory channels due to high memory prices.
THE READ
What the cluster adds up to.
Phoronix tested the AMD EPYC 9005 series to measure the performance impact of underpopulating memory channels. The evaluation scales from 4 to 24 DDR5 RDIMMs across different configurations. This testing addresses the practical question of whether organizations can reduce hardware costs by not fully populating the 12 available memory channels per socket.
High memory prices make partially populated servers an attractive cost-saving measure for many organizations. However, reducing the number of active DDR5 RDIMMs directly decreases available memory bandwidth. Engineers must use this performance data to determine if the financial savings outweigh the bandwidth penalties for their specific workloads.
The trend of increasing memory channels compounds this cost versus performance tradeoff. The summary notes that upcoming EPYC Venice processors will support up to 16 memory channels per socket. As channel counts grow, the expense of full population rises, making memory scaling benchmarks increasingly critical for capacity planning.
Written by elseif from the cluster below · checked for specifics the sources never containedTHE CLUSTER