ELSEIF
Your brief EB
401 stories from 134 feeds 558 clusters Refreshed 55 seconds ago next pull 22:53

INFRA Signal 511 2 feeds carried it

IBM mainframe chip executes Arm and Z instruction sets on shared cores, switching in nanoseconds

IBM announced at Hot Chips a mainframe processor whose cores natively execute both IBM's Z instruction set and Arm's, switching between them in nanoseconds.

WHY IT MATTERS

Only one feed carries this, so corroboration is thin. If the claim holds, mixed Arm and Z workloads could run on the same core without separate silicon, which would change how mainframe deployments are architected. The practical implications for engineers depend on details not yet available.

Written by elseif from the cluster below · every claim links back to a source

The three things worth knowing

01

IBM announced the chip at the Hot Chips conference, describing it as the most consequential mainframe architecture change in decades.

02

The processor's cores natively execute both IBM's Z instruction set and Arm's, switching between them in nanoseconds.

03

The chip will power the next generation of IBM mainframes.

THE CLUSTER

Same story, 2 feeds.

ORDERED BY FIRST SEEN
VentureBeat IBM’s next-gen mainframe chip is the first to run Arm and Z workloads on the same cores Open ↗
Tomshardware IBM's first dual-ISA core natively executes ARM and z/Architecture in the same core; all cores run at 5.7 GHz base frequency — next-gen mainframe AI processor is built on 2nm node with 11 cores Open ↗