ELSEIF
Your brief EB
337 stories from 119 feeds 473 clusters Refreshed 13 minutes ago next pull 13:37

PERFORMANCE Signal 512

TigerBeetle Eliminates Runtime Memory Allocation to Achieve Deterministic Sub-Millisecond Tail Latency

An article deconstructs TigerBeetle's core architecture, showing how static memory allocation, direct I/O via io_uring, and a single-threaded event loop achieve deterministic sub-millisecond tail latencies for financial ledger transactions.

WHY IT MATTERS

For engineers building high-throughput transactional systems, TigerBeetle demonstrates that eliminating dynamic memory allocation after initialization removes heap fragmentation and garbage collection as sources of unpredictable latency. The trade-off is rigidity: maximum connections, batch sizes, and cache sizes must be defined at startup or compile time, and workloads exceeding these limits will fail rather than degrade gracefully.

Written by elseif from the cluster below · every claim links back to a source

The three things worth knowing

01

TigerBeetle pre-allocates all memory at startup and freezes the allocator, making runtime heap fragmentation physically impossible and eliminating out-of-memory failures from fragmented free lists.

02

The system uses a single-threaded event loop based on the Disruptor pattern with Viewstamped Replication for consensus, rather than multi-threaded execution with locks and latches.

03

Direct I/O via io_uring bypasses the kernel page cache, and fixed-size 128-byte structs for accounts and transfers enable precise cache-line and page-boundary alignment to minimize TLB misses.

THE CLUSTER

Same story, 1 feed.

ORDERED BY FIRST SEEN
ixuvo.com via Hacker News TigerBeetle Core System Architecture: Deconstructing Performance Engineering Open ↗